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High power semiconductor device with integral heat sink
Abstract
A high power semiconductor device with integral heat sink capable of accommodating substantial heat flux on
the order of one kw per cm.sup.2. Theintegral heat sink is formed on the active surface of the semiconductor
and utilizes an AlN thin film of high purity to provide a low thermal impedance heatconductor for removing
heat directly from the active semiconductor surface. A microchannel heat sink is formed on the A1N thin film
and has a source of cooling fluid flowing through the microchannel heat sink for conducting heat away from
thesink. The result is the ability to conduct large heat fluxes away from the intimately contacted heat
generating semiconductor surface to the cooling fluid in the microchannel heat sink and thus operate the
semiconductor under substantially higher power than has been practical heretofore in a device of such
simplicity.
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[57] ABSTRACT 
A high power semiconductor device with integral heat 
sink capable of accommodating substantial heat ?ux on 
the order of one kw per cmz. The integral heat sink is 
formed on the active surface of the semiconductor and 
utilizes an AlN thin ?lm of high purity to provide a low 
thermal impedance heat conductor for removing heat 
directly from the active semiconductor surface. A mi 
crochannel heat sink is formed on the A IN thin ?lm and 
has a source of cooling ?uid ?owing through the micro 
channel heat sink for conducting heat away from the 
sink. The result is the ability to conduct large heat ?uxes 
away from the intimately contacted heat generating 
semiconductor surface to the cooling ?uid in the micro 
channel heat sink and thus operate the semiconductor 
under substantially higher power than has been practi 
cal heretofore in a device of such simplicity. 
8 Claims, 4 Drawing Sheets 
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HIGH POWER SEMICONDUCTOR DEVICE WITH 
INTEGRAL HEAT SINK 
FIELD OF THE INVENTION 
The present invention relates to semiconductor de 
vices, and more particularly to high power device uti 
lizing heat sink technology for dissipating the heat gen 
erated during high power operation. 
BACKGROUND OF THE INVENTION 
Integrated circuit technology is moving toward very 
dense large-scale integration which in turn can result in 
high power dissipation within a relatively small inte~ 
grated circuit surface area. Particularly in the case of 
high frequency operation, it is desirable to keep inter 
connecting lead lengths very short, and the result com 
pels high packing density of such circuits. In certain 
high power, high density circuits, power ?uxes on the 
order of several hundred watts per square centimeter 
have been approached, and have taxed the capacity of 
heat sink technology to dissipate that heat and allow the 
associated semiconductor circuits to operate with a 
tolerable temperature rise. There is a need to increase 
the power ?ux handling capacity to the level of a kilo 
watt or more per square centimeter in some applica 
tions, and conventional techniques are limited in their 
ability to handle such high power densities. 
Various forms of mechanical coolant systems have 
been devised in the past in an effort to remove heat from 
the heat-generating semiconductor source, and those 
systems have utilized both forced air and moving liquid. 
Among those techniques are microchannel cooling 
which utilizes an array of narrow channels either in the 
semiconductor substrate, or in a heat sink attached to 
the semiconductor substrate, and circulates cooling 
?uid through the microchannels for conducting heat 
away from the semiconductor device. While that ap 
proach has been found to be relatively efficient, it has 
heretofore been limited, using relatively conventional 
sources of cooling ?uid, in its ability to operate at heat 
generating levels approaching 1000 watts per square 
centimeter while maintaining desirably low semicon 
ductor junction temperatures. In short, the cooling 
efficiency is not as high as is desired to limit tempera 
ture to desired ranges in all forms of high power, high 
density integrated circuits. 
SUMMARY OF THE INVENTION 
In view of the foregoing, it is a general aim of the 
present invention to provide an integral heat sink for a 
semiconductor device which is more efficient than mi 
crochannel heat sinks which were utilized in the past. 
In that regard, it is an object of the present invention 
to provide a heat sink which concurrently accomplishes 
the dual goals of 1) ef?ciently conducting heat directly 
away from the semiconductor heat generating elements 
to a mechanically cooled heat sink, and 2) efficiently 
transporting the heat in the active heat sink away from 
the heat-generating semiconductor device. 
According to one aspect of the invention, it is an 
object to produce a highly efficient heat sink device for 
use with a high power semiconductor which is capable 
under the appropriate circumstances of operating in 
heat ?uxes on the order of 1000 watts per square centi 
meter with a temperature rise which can be tolerated by 
available semiconductor devices. 
15 
20 
25 
35 
45 
55 
60 
65 
2 
Other objects and advantages will become apparent 
from the following detailed description when taken in 
conjunction with the drawings, in which: 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a diagram, partly in perspective, showing a 
high power semiconductor device with integral heat 
sink exemplifying the present invention; 
FIG. 2 is a front elevation taken along the line 2—2 of 
FIG. 1 further illustrating a heat sink according to the 
present invention; 
FIG. 3 is an end view of the heat sink taken along the 
lines 2—-2 of FIG. 2; 
FIG. 4 is an enlarged partial elevational view better 
illustrating the relationship between the semiconductor 
and heat sink elements; 
FIG. 5 is a view similar to FIG. 4 showing an altema 
tive embodiment of the present invention for minimiz 
ing parasitic capacitance; and 
FIG. 6 is a plan view of the embodiment of FIG. 5. 
While the invention will be described in connection 
with certain preferred embodiments, there is no intent 
to limit it to those embodiments. On the contrary, the 
intent is to cover all alternatives, modi?cations and 
equivalents included within the spirit and scope of the 
invention as de?ned by the appended claims. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
Turning now to the drawings, FIG. 1 shows in dia 
grammatic fashion a high power semiconductor device 
incorporating an integral heat sink exemplifying the 
present invention. As is conventional, the device in 
cludes a semiconductor substrate which serves as a 
support, typically crystalline, carrying the semiconduc 
tor structure which performs the functions intended for 
the electronic device and also, in the process, dissipates 
energy in the form of heat. The semiconductor substrate 
10, as noted above, is typically a crystalline material, 
and can be, for example, an elemental semiconductor 
such as silicon or a compound semiconductor as exem 
pli?ed by the III-V compounds such as GaAs. The 
substrate has a ?rst surface 12 on which the semicon 
ductor device is formed and a second surface 14 oppo 
site the semiconductor carrying surface. It is the surface 
14 which is conventionally used in the prior art tech 
niques for formation of a heat sink. The semiconductor 
surface, on the other hand, conventionally has doped 
layers formed by various processes such as epitaxial 
growth, diffusion, ion implantation and the like forming 
the electrical structure of the semiconductor device. 
For example, in a MESFET, the semiconductor layer 
will include an ion implanted layer forming a channel 
separated by more heavily implanted regions compris 
ing source and drain, with metallization on the surface 
forming contacts to the drain and source region and 
additional metallization forming a gate structure. In 
other semiconductor devices, the surface also conven 
tionally has epitaxially grown layers which are doped to 
form p-doped or n-doped regions as needed for the 
semiconductor functions being implemented. In any 
event, it will be appreciated by those skilled in the art 
that the semiconductor structure formed on the surface 
12 of the substrate is typically substantially thinner than 
the substrate itself and comprises the very portion of the 
semiconductor device which conducts currents and 
therefore produces heat (such as due to PR losses) 
which must be conducted away in order to maintain 
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junction temperatures of the semiconductor devices 
within tolerable bounds. The term “tolerable bounds” 
can have different meanings in connection with differ 
ent types of semiconductors, but can rise to on the order 
of 80° C. for some types of semiconductors. Operating 
semiconductors at temperatures which are much higher 
than 80° C. usually requires semiconductors which are 
specially fabricated for such high temperature opera 
tion. 
It is noted that the semiconductor device includes 
additional components which are not illustrated in the 
drawing since they are not important to an understand 
ing of the present invention. For example, it is necessary 
to make external connections to certain of the semicon 
ductor electrodes, such as by wire bonded leads, and 
such peripheral structures are omitted as being unneces 
sary to an understanding of the invention. 
It is also noted that only individual semiconductor 
devices were discussed above in connection with a 
general description of the elements formed on the sur 
face 12 of the substrate 10. It will be appreciated by 
those skilled in this art that many, many such structures 
are usually very densely packed in very large-scale 
integrated circuits, and that such tightly packed high 
power circuits will present a typical application of the 
present invention, since high speed and high density 
typically suggest the presence of high heat ?uxes gener 
ated during operation. 
In practicing the invention, heat sink means are asso 
ciated directly with the substrate surface 12 which 
carries the semiconductor elements for ef?ciently con— 
ducting the generated heat away from the semiconduc 
tor elements without the necessity for conducting the 
heat through the substrate 10. Furthermore, in practic 
ing the invention, the heat conductor which is applied 
to the semiconductor elements does not substantially 
affect the electrical operating parameters of the semi 
conductor element while providing an extremely ef? 
cient low thermal resistance path for carrying heat 
away from the heat generating semiconductor elements. 
To that end, a thin ?lm 16 of low thermal resistance, 
such as aluminum nitride (AlN), is directly applied to 
the semiconductor carrying surface 12 for carrying heat 
away from such elements. The thin ?lm AlN layer 16 is 
preferably of very pure material. Impurities, such as 
A1203 in the grain boundaries, tend to destroy the heat 
conduction properties of the ?lm, and therefore should 
be avoided. Preferably, the AlN thin ?lm is deposited 
by sputtering in a high vacuum atmosphere which rids 
the environment of impurities, such as atmospheric 
oxygen, which would tend to contaminate the thin ?lm 
during the growing operation. Preferably, the thin ?lm 
is on the order of 10 microns in thickness, although 
other thicknesses can be used as desired when the appli 
cation demands. If the cation impurity content is less 
than about 250 ppm and the oxygen content is less than 
about 0.3% by weight, then the thermal conductivity of 
the AlN thin ?lm will be greater than 160° C./mK at 
room temperture, and a thermal conductivity of that 
level is considered exemplary of a material with low 
thermal resistance as that term is used herein. 
Since the thin ?lm AlN is a highly ef?cient conductor 
of heat, the heat generated at the semiconductor source 
will be rapidly conducted through the thin ?lm if the 
temperature differential across the ?lm is suf?cient. In 
order to help maintain such temperature differential and 
to transport the generated heat away from the semicon 
ductor device, a highly ef?cient heat sink is associated 
4 
intimately with the A1N heat conductive thin ?lm. To 
- that end, and referring to FIG. 1, a microchannel heat 
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sink 20 is formed directly on the AlN thin ?lm 16. The 
microchannel heat sink has a plurality of relatively thin 
channels 22 disposed therein and positioned relatively 
closely to the surface 24 of the heat sink which is in 
contact with the AlN ?lm. A source of coolant ?uid 25 
circulates through the channel 22 as suggested by ar 
rows 26. The coolant 25 in traversing the channels 22 is 
in contact with the relatively large surface area of the 
channel walls and thus tends to absorb and carry away 
heat which is conducted to the heat sink 20. The heat 
sink 20 is preferably of a highly heat conductive metal 
such as copper, and thus the heat generated in the semi 
conductor device on the surface 12 is conducted rapidly 
through the AlN thin ?lm and passed to the copper of 
the heat sink 20. In turn, the cooling fluid 25 passing 
through the channels 22 absorbs the heat and transports 
it away. Using a structure such as that as suggested in 
FIG. 1, it is possible to operate a semiconductor device 
having a 1000 watt per square centimeter heat generat 
ing capability, utilizing a coolant ?ow rate of about 10 
cc/sec and maintaining a temperature rise at the semi 
conductor junction of less than only 100° C. 
The microchannel heat sink 20 is preferably of plated 
metal which is highly heat conductive, such as copper. 
A thin interface layer can be provided if necessary be 
tween the AlN thin ?lm and the copper heat sink, as 
will be described in greater detail below. The interface 
layer is preferably metallic and is deposited in such a 
way as to assure bonding between the copper material 
of the heat sink and the material of the AlN thin ?lm to 
achieve a metallurgical like bond. 
The copper heat sink is preferably formed by initially 
evaporating a thin layer of copper (or other conductive 
metal) onto the AlN surface and utilizing that thin layer 
(or the interface layer if it is present and conductive) to 
electrodeposit the remainder of the copper material. 
The channels in the copper substrate can be in the range 
of about 50 to 1000 microns in width and about the same 
range in height. The channels can be rectangular as 
illustrated in FIG. 1 or of other shapes such as the round 
or oval channels. The channel shape and dimensions are 
selected to achieve an adequate surface area for contact 
with the liquid coolant. The contact area is established 
to achieve adequate heat transfer between the copper 
heat sink and the ?owing fluid which, in conjunction 
with the rate of ?uid ?ow and the temperature of the 
coolant removes adequate heat to maintain the semicon 
ductor junction temperature within the desired tolera 
ble limits. 
The method of fabricating a semiconductor device to 
include an integral heat sink exemplifying the present 
invention will be described in connection with FIGS. 2 
and 3. Those ?gures schematically show a semiconduc 
tor die 10 having a rear surface 14 and an active surface 
12 which carries the semiconductor active layers as 
described in connection with FIG. 1. Deposited on 
active layer 12 is a heat conducting ?lm such as AlN 
?lm 16 which is a sputtered thin ?lm adapted to effi 
ciently conduct heat away from the heat generating 
semiconductor devices on the surface 12. The thin ?lm 
16 is applied to the die by placing the die in a sputtering 
apparatus with a target of the desired material, and 
sputtering a thin ?lm 16 onto the surface 12 for a time 
suf?cient to produce a ?lm of the desired thickness such 
as 10 microns. Following the sputtering of the AlN ?lm, 
an interface ?lm 24, if necessary, is applied over the 
5,057,908 
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AlN ?lm. The interface ?lm, which can be of titanium 
or tantalum is applied by conventional plating or evapo 
ration techniques. Following that, a copper layer 36 is 
applied over the interface ?lm also by conventional 
plating or evaporation techniques. The initial copper 
layer is several mils or less in thickness. After applying 
the initial copper layer, the remainder of the copper 
heat sink 20 is applied, preferably by electroplating. 
In order to provide for microchannel cooling, means 
are provided for forming microchannels in the heat sink 
which is formed during the plating operation. For ex 
ample, thin tubes are positioned in an array with respect 
to the ?rst plated layer 36, then an encompassing copper 
layer 40 is electrodeposited to hold the thin tubes in 
place. Since it is desired to eliminate unnecessary inter 
faces, the tubes are then removed leaving a unitary 
copper heat sink 40 with microchannels 22 formed 
therein. The microchannels 22 as best shown in FIG. 3 
are adapted to be connected to a source of ?uid which 
is circulated very near the AlN surface to transport heat 
generated by the semiconductor away from that active 
device. 
Numerous methods of forming the microchannels are 
available, as will be apparent to those skilled in this art. 
For example, thin tubes of metallic material are posi 
tioned following which electroplating of the copper 
heat sink 40 is accomplished. The metallic tubes are 
then removed as by selective etching. Alternatively, 
tubes of plastic material can be positioned to form the 
microchannels during electrodeposition. Following 
electrodeposition of the heat sink 40, the plastic tubes 
are removed as by etching, melting (if low temperature 
plastic material is used) or the like. In any event, the end 
result is a series of microchannels of the aforementioned 
dimensions through the copper heat sink 4-0 in the area 
of the die 30 such that heat generated in the semicon 
ductor at surface 32 is ef?ciently conducted through the 
AlN thin ?lm into the copper layer and thence trans 
ported away from the area by the coolant flow. 
The nature of the AlN ?lm is noteworthy in practice 
of the present invention. It was mentioned above that 
the AlN should be very pure and free of A1203 which 
might form in the grain boundaries and reduce the heat 
conduction properties of the thin ?lm layer. In addition, 
it is known that AlN is nonconductive, i.e., it is a dielec— 
tric material, and thus is unlikely to interfere with the 
electrical functioning of the semiconductor device in 
most circumstances. In certain cases, the dielectric will 
introduce unwanted stray or parasitic capacitances, and 
the manner of dealing with such parasitic capacitances 
will be described in detail in connection with FIGS. 5 
and 6. However, short of the parasitic capacitance prob 
lem, the AlN layer does not load the electrical circuit, 
although it is in intimate contact with that electrical 
circuitry and the metallization contacts, and thus leaves 
the electrical circuitry free to perform its electronic 
function, while the intimate contact between the AlN 
and that circuitry serves to conduct heat away from the 
circuitry. 
The relative thicknesses and the intimate relationship 
between the layers at the semiconductor heat sink inter 
face are further illustrated in FIG. 4. A semi-insulating 
or semiconductive substrate is represented by silicon 
substrate 50, on which is grown an epitaxial layer 52. 
The epitaxial layer 52, as is well-known, contains carri 
ers or dopants which form the active semiconductor 
regions of the device. Those regions are not illustrated 
in detail, but FIG. 4 does show metallization for base 
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electrodes 53, emitter electrodes 54, and a semiconduc 
tor region for the collector 55. The diagram also dem 
onstrates that the epitaxial layer can contain insulating 
guard regions 56 to create a barrier between the base 
emitter and collector regions, and an insulating oxide 57 
over the base-collector edge. The diagram is not in 
tended to illustrate exact details of an electronic device, 
but it is intended to show salient features of an exem 
plary device which is high power in nature, more par 
ticularly a high power silicon bipolar power cell. It is 
seen that in practicing the invention a thin ?lm AlN 
layer 60 is formed directly over the semiconductor 
device, and covers the metallization, the insulators, the 
guard band, and any other features which appear di 
rectly at the surface of the device. Since the current 
which is carried by the device is carried through the 
metallized contacts 53, 54 and the doped regions in the 
epitaxial layer 52, it will be appreciated that the primary 
source of heat in the illustrated structure is in the epitax 
ial layer which is typically only about 5 to 10 microns 
thick. The approximately 10 micron thick AlN layer 60 
is deposited directly over the epitaxial layer and thus is 
in intimate contact with the very elements which gener 
ate the heat, and can therefore conduct the heat away 
from the epitaxial layer 52 assuming there is an adequate 
temperature differential across the AlN ?lm. 
That temperature differential is assured by the micro 
channel heat sink schematically illustrated at 64 having 
microchannels 65 carrying fluid flow in relatively close 
proximity with the AlN ?lm 60. A thin interface ?lm 66 
assures bonding between the metallic heat sink 64 and 
the AlN ?lm 60. The heat dissipator which also can 
serve the function of the interface layer is typically on 
the order of 1 micron or less thick. A dashed line 67 
illustrates that the heat sink 64 is typically a two-layer 
device comprising a ?rst evaporated metallic ?lm of 
about 0.5 to 1 microns in thickness on which the metal 
lic heat sink structure is electroplated to a substantially 
greater thickness the magnitude of which is determined 
by the requirements of the particular device. 
Realizing that the silicon substrate 50 is often 25 mils ~ 
thick, the ef?ciency of the device will be appreciated 
since the approximately 5 micron layer which generates 
the heat is in intimate contact with a thin 5 to 10 micron 
AlN layer which conveys the heat away from the heat 
generating layer. Directly in contact with the AlN layer 
is the microchannel heat sink, and the microchannels of 
that heat sink are a matter of microns away from the 
AlN ?lm. Thus, the heat in the solid material need 
travel a distance of less than 20 microns to the micro 
channels through a low heat resistance material, and the 
microchannels have adequate surface area for transfer 
ring the heat from the highly heat conductive copper 
heat sink to the coolant for transport to a chilling device 
or the like. It will thus be seen that the junctions formed 
in or on the epitaxial layer 52 can be maintained at a 
tolerable temperature level even when the semiconduc 
tor device is dissipating substantial power, creating heat 
?uxes on the order of 1000 watts per square centimeter 
or more. 
It was noted above that the AlN ?lm which conducts 
the heat immediately away from the semiconductor 
layer is a dielectric, and in some circumstances it is 
desirable to prevent contact between the dielectric 
layer and certain of the metallized contacts of the semi 
conductor device. For example, if the high power semi 
conductor device were a high frequency bipolar transis 
tor, it would be highly undesirable to allow the AlN 
5,057,908 
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?lm to impose a substantial collector to ground (or 
collector to emitter) capacitance since that would sub 
stantially slow the switching speed of the device. To 
that end, means are provided for isolating selected 
contacts, such as the collector in the above-identi?ed 
example, from the AlN ?lm so that such selected 
contacts are isolated from parasitic capacitances result 
ing from the AlN ?lm. FIGS. 5 and 6 illustrate the 
manner of achieving such selected isolation. FIG. 5 
shows a substrate 70 having an epitaxial layer 71 formed 
thereon, the epitaxial layer carrying doped regions and 
the like to produce the desired semiconductor structure. 
Formed on top of or within the epitaxial layer 71 are 
structures such as metallization contacts and the like. 
FIG. 5 illustrates the collector contacts 72, near the 
periphery of the semiconductor device, such contacts 
intending to be free of the stray capacitance which 
might be introduced by the AlN ?lm. FIG. 6 also shows 
an emitter contact 78 and base contact 77 both also 
positioned somewhat peripherally of the central doped 
portion of the epitaxial layer 71. 
It is seen that an AlN ?lm 74 is formed over a portion 
only of the epitaxial layer 71, leaving the collector elec 
trodes 72 free of AlN material. In the FIG. 6 embodi 
ment, portions of the emitter contact 78 and base 
contact 77 are also left free of the AlN ?lm so that they 
are available for forming contacts such as wire bonds or 
the like prior to insulation and deposition of the micro 
channel heat sink. The heat conducting layer 74 can be 
formed by sputtering of a continuous layer, then pat 
terning and etching away the unwanted portions. How 
ever, when AlN is used, it is preferable to sputter the 
material through a mask leaving free areas in the region 
72, since AlN is dif?cult to etch by currently known 
techniques. In any event, the heat dissipating layer 74 
such as of AlN is formed in the pattern illustrated in 
FIGS. 5 and 6, leaving the selected electrode 72 free of 
the thin ?lm and thus free of the parasitic capacitance 
which that ?lm might otherwise introduce. A low di 
electric material 75 is then deposited over‘ the collector 
electrode 72 and any other free regions, to form a sub 
stantially continuous upper surface for receiving the 
microchannel heat sink 76. While the structure of FIG. 
5 is somewhat less ef?cient than that of FIG. 4 in con 
ducting heat away from the semiconductor surface, 
since a portion of the semiconductor surface does not 
have a high heat transfer ?lm formed thereon, it is pref 
erable to the FIG. 4 embodiment in instances where 
selected electrodes or areas of the semiconductor de 
vice cannot tolerate the parasitic capacitance which 
might be introduced by the dielectric ?lm. 
It will now be appreciated that what has been pro 
vided is a simple and highly ef?cient heat sink device 
which is intimately associated with a high power semi 
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conductor, allowing the semiconductor to operate with 
high dissipation while maintaining the junction temper 
ature in the semiconductor at a tolerable level. A thin 
?lm of highly heat conductive material is formed di 
rectly on the semiconductor surface which generates 
the heat, and a highly ef?cient heat dissipating sink is 
formed on the heat conductive ?lm, such that the con 
ductive ?lm conducts heat away from the semiconduc 
tor surface to the heat dissipator, and the heat dissipator 
transfers the heat to a ?owing coolant ?uid. 
What is claimed is: 
1. A high power semiconductor device with integral 
heat sink comprising, in combination: 
an integrated circuit having a substrate and an active 
semiconductor region formed on one surface of the 
substrate; 
an AlN monolithic thin ?lm grown on the said one 
surface overlying the active semiconductor region, 
the AlN thin ?lm having a suf?ciently low impu 
rity content to cause said thin ?lm to function as a 
low thermal resistance heat conductor removing 
heat from the active semiconductor region with 
which said thin ?lm is in contact; and 
a microchannel heat sink in thermal contact with the 
A1N thin ?lm, the microchannel heat sink being 
supplied with a source of cooling fluid for conduct 
ing heat away from the microchannel heat sink. 
2. The combination as set out in claim .1 further in 
cluding a low thermal resistance interface for forming 
an intimate connection between the AlN thin ?lm and 
the microchannel heat sink. 
3. The combination a set forth in claim 1 wherein the 
microchannel heat sink comprises a plated metal heat 
sink having a plurality of microchannels formed therein, 
and means coupling the microchannels to the fluid 
source for carrying heat from said microchannel heat 
sink. 
4. The combination as set forth in claim 3 wherein the 
microchannels have a width in the range between about 
50 and 1000 microns. 
5. The combination as set forth in claim 4 wherein the 
AlN thin ?lm is on the order of 10 microns in thickness. 
6. The combination as set forth in claim 2 wherein the 
microchannel heat sink comprises a plated metal heat 
sink having a plurality of microchannels formed therein, 
and means coupling the microchannels to the fluid 
source for carrying heat from said microchannel heat 
sink. 
7. The combination as set forth in claim 6 wherein the 
microchannels have a width in the range between about 
50 and 1000 microns. 
8. The combination as set forth in claim 7 wherein the 
AlN thin ?lm is on the order of 10 microns in thickness. 
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